RF Variable Gain Amplifiers (RF-VGA) are important components for integrated TV broadcast receivers. Analog and digital controlled RF-VGAs are compared in terms of linearity and an AGC loop architecture suitable for digitally controlled RF-VGA is proposed. Further linearity enhancement applicable for CMOS implementation is also discussed.
Introduction
Although the demand for integrated TV receiver ICs is high, they haven't been as much established as those for cellular phone or WLAN. The major factor which makes TV receiver integration difficult is the fact that TV receiver does not always receive the signal from the nearest base station but it often has to receive the signal from a far station among the stronger blocker signals from nearer stations. To cope with this situation, each TV broadcast standard imposes stringent linearity and selectivity test patterns on the receiver [1] - [4] . Some examples of these test patterns for DVB-H, a digital TV standard for mobile receivers in Europe, are shown in Table 1 . In addition to them, the receiver should receive input signals of widely varying power, such as from less than 80 dBm to more than 20 dBm depending on the distance from the broadcast antenna.
To cope with these demands and expand their receiving range as much as possible, the integrated TV receiver should have an RF variable gain amplifier as the first stage of the receiver circuit. A typical tuner IC block diagram [5] is depicted in Fig. 1 , where AGC loop maximizes the RF-VGA gain under the condition that the total RF-VGA output power including desired and blocker signals does not exceed a threshold level. The threshold level is predefined so that the distortions generated in the RF-VGA and the mixer are kept at allowable level. Thus the AGC assumes the RF-VGA characteristic that reduced RF-VGA gain reduces the distortion through the improved linearity. Thus the RF-VGA should be carefully designed so that it has this property. Some admissible combinations of the target specifications Manuscript of the RF-VGA and the mixer are depicted in Table 2 [4] . In addition to satisfy these specifications, the RF-VGA is expected to change its NF and IIP3 monotonically along with its gain to maximize its receiving area. Conventional "Can type tuner" uses a dual-gate FET as a VGA controlling its gain with an analog control voltage on one gate. The first RF-VGA we have developed for ISDB-Tss [5] , Japanese digital TV standard for mobile receivers, Copyright c 2008 The Institute of Electronics, Information and Communication Engineers also has an analog control. However, we found that a digital gain control with discrete gain levels is more amenable to reduce linearity degradation. The amplitude discontinuities less than a few dB introduced by the digital gain control into the received TV signal are usually not harmful for digital signal demodulation since digital TV demodulators use pilot signals to calibrate the signal power and also employ various error corrections. (On the other hand, the discontinuities are harmful to analog TV broadcast receivers, since the analog TV broadcast uses amplitude modulation for picture brightness. We have confirmed that the discontinuities smaller than 1 dB do not have perceivable effects in analog TV.) Section 2 reviews two RF-VGAs implemented in SiGe BiCMOS. First one is an analog control RF-VGA designed for ISDB-Tss application and the second one is a digital control RF-VGA designed for DVB-H application. In Sect. 3, a new technique to further improve the linearity of RF-VGA using CMOS transconductance is proposed. Section 4 introduces an AGC loop architecture suitable for digital control RF-VGA's and the paper is summarized in Sect. 5.
RF-VGA with Passive Step-Attenuators

Effects of gm Control
TV receivers require more than 60 dB variable gain range while keeping the maximum possible linearity throughout the whole gain range. Realizing the RF-VGA only with active gain stages tend to degrade the linearity. On the other hand, passive attenuators can achieve as much reduction as required without degrading the linearity. Thus we had come up with the idea of combining passive step-attenuators with active gain stages. As explained in Sect. 1, the gain should be controlled continuously or discretely with a step size of less than a few dB even for digital TV broadcast receivers.
The first RF-VGA we have designed in a SiGe BiC-MOS process has a structure as in Fig. 2 [5] . It consists of three stages of step-attenuators each with 26.6 dB attenuation and four cascode common-emitter amplifiers with a combined output. The base-currents of four cascode amplifiers are controlled by a bias generator shown in Fig. 3 . According as the control voltage changes, the bias currents for four amplifiers change smoothly from one to next one as in the inset of Fig. 3 . Consequently, the gain of the RF-VGA continuously changes as the analog control voltage changes continuously.
The main improvement in the RF-VGA is a way to control the bias currents of the cascode amplifiers. The circuit with nested differential pairs shown in Fig. 3 is used to distribute a fixed amount of current to the common-emitter transistor bases with an appropriate ratio corresponding to the control voltage as shown in the inset of Fig. 3 . Since the total current is independent of the control voltage, the DC output level is kept constant. The circuit is simpler and more power-efficient than that proposed in [6] , which needs many current sources and sinks. This changes from I/Vt to bI/Vt as a decreases from 1 to 0.
Assume that the transfer function of the commonemitter stage is expressed as a(x + ux 3 ). If the IIP3 voltage x 0 of the common-emitter stage is independent of the bias current, then the IIP3 voltage of the combined amplifier can be written as cx 0 where c is obtained from the combined output function in Fig. 4(b) as
. Thus IIP3 increases from x 0 to x 0 /b as the base bias current I is steered from the first stage to the second stage. However, real bipolar transistors give a different result. The measurement result is shown in Fig. 5 , where the measured and simulated gain and IIP3 are plotted for the control voltages from 1.75 V to 2.5 V. It is observed that the IIP3 does not monotonically increases as the gain decreases. The discrepancy tells that the assumption that the IIP3 of the bipolar gm stage is independent of the bias current is not valid.
Basically, linearity of bipolar transistors is dominated by the nonlinearity of exponential function and the voltage dependence of base-collector parasitic capacitance [7] , [8] .
In ideal, since I = I 0 exp(Vbe/Vt) and gm = I/Vt, IIP3 = 2 2Vt = 94 dBμV, [9]- [11] . However, if the base-emitter current I is large, due to the feedback by emitter resistance, linearity can be increased [7] . The transconductance and the IIP3 of a bipolar transistor with parasitic emitter resistance R e are calculated using the analysis in [9] , [10] as
With the measured corrector current of 6.7 mA, the emitter resistance extracted from the transistor model of 7 Ω and the load resistance of 100 Ω, the gain and IIP3 are calculated as 19.3 dB and 99 dBμV. These values reasonably agree with the measured and simulated maximum gain and IIP3 observed in Fig. 5 .
Constant Current Density gm
To tackle the problem of linearity degradation of abovementioned analog control VGA for intermediate gain between two step attenuators, we introduced current steering type gain control [12] , [13] . Figure 6 shows the proposed current steering VGA. The current signal generated from a gm transistor is split into two paths, a signal path and a dumping path. The gain of this VGA is controlled by n-pair of transistors which steer the current into one of two paths. The base current of gm transistor is kept constant, therefore ensuring constant linearity for any gain setting. Replacing the cascode amplifiers in Fig. 2 by the VGAs in Fig. 6 , fine-gain tuning with constant IIP3 between consecutive step attenuator outputs can be obtained [14] - [16] . Figure 7 and Fig. 8 show the measured and simulated IIP3 and NF of the proposed current-steering RF-VGA at 650-MHz input frequency. It is observed in Fig. 7 that IIP3 stays constant until another attenuation step is chosen as a result of current-steering type control. In addition, IIP3 itself shows better value comparing with Fig. 5 . The linearization technique described in [4] , which compensates the gain compression for large input signal, contributes to this im-provement.
Current Density Control
The proposed current-steering RF-VGA in the previous section keeps IIP3 while the current is steered to the next stage to reduce the gain. In this section, a circuit for further linearity improvement is proposed with the use of CMOS for transconductor stages. The drain current of CMOS transistor is given by the equation
where μ, C ox , W, L, V gs , and V th are the mobility of the charge carriers, the gate oxide capacitance per unit area, the gate width, the gate length, the gate-source voltage, and the threshold voltage, respectively. The process-dependent parameter α is smaller than 2 in sub-micron CMOS processes [17] . For example, the NMOS transistors in a 0.18-μm CMOS process used for this study takes 1.23 as α. Taking derivative of (1), we have
Then the voltage gain G, IIP3, and OIP3 are given by the following equations [11] :
where R L is the load resistance. Thus, if we can somehow reduce W while keeping the current I constant, G decreases and IIP3 increases so that OIP3 keeps a constant value. The reduction of W is impossible in integrated circuits. However, the equivalent effect is realized with the configuration of Fig. 9 . In this configuration, the number of transistors which share the fixed current I is altered. Then the off transistors do not contribute the transconductance and thus effectively the combined transistor reduces its W.
gether with a fine step VGA guarantees sufficiently small gain discontinuities. The effectiveness of this AGC architecture is confirmed in the DVB-H tuner IC described in [4] .
Conclusion
In this paper, three types of RF-VGA topologies were studied. Starting from an analog control VGA, a digital control one was introduced together with a suitable AGC architecture. Then further linearity enhancement idea for CMOS VGA was proposed with simulation. Future works would include silicon implementation of the proposed CMOS VGA and the input impedance matching for wide gain range VGA's as well. 
